The M-PHY IP includes a transmitters and a receivers and supports full-duplex operations. It supports multiple BURST modes, including HS and LS for improved power efficiency and multiple power saving modes, ensuring low power and fast recovery time.
This IP has the I/O and ESD are built-in, providing a convenient, drop-in PHY. The design is optimized for high-speed applications with robust timing and small silicon area.